Reputation: 391
Errors with ISE iMPACT obtaining JTAG chain
I am trying to program the ARM processor of a TE 0720-01, which is attached to the carrier board TE 0701-03. I have been following the instructions listed on this site, in the section "Xilinx Zynq (TE0720 Zynq SoC module) Programming".
The issue I am having is initializing the JTAG chain, where once I try to do so, iMPACT gives me the error:
ERROR:iMPACT - A problem may exist in the hardware configuration. Check that the cable, scan chain, and power connections are intact, that the specified scan chain configuration matches the actual hardware, and that the power supply is adequate and delivering the correct voltage.
I am using a Male-A to Mini-B USB cable, to connect the board to the computer. I have searched online for the longest time now but cannot find any answers.
Upvotes: 1
Views: 1847
Answers (0)
Related Questions
- Simple code yielding error even though syntax seems correct (ISE VERILOG)
- How do I read the status register of a Virtex 5 in a JTAG chain?
- force ISE synthesis tool to synthesize a signal
- xil_cache error in Xilinx SDK
- unsynthesizable VHDL code
- How can I locate inferred latches in Xilinx ISE?
- Xilinx: Common synthesis Warnings
- Verilog code works very well in Simulation but not on FPGA
- xilinx ise CHIPSCOPE PRO
- VHDL simulation failed with unexpected result