StrikeW
Reputation: 523
Warp scheduling in Kepler GPU
I recently read the GK110 white paper, which claims that each SM has 4 warp schedulers, and each with dual Instruction Dispatch Units. On each cycle, each warp scheduler selects an eligible warp to execute instructions for it.
My question is in GK110, each SM contains 192 CUDA cores (SP), but SM can only schedule 4 warps on each cycle, that is 4 x 32 = 128 cores will be used (assume all threads only need single-precision unit), then what will the other 64 cores do?
Upvotes: 0
Views: 82
Answers (0)
Related Questions
- Understanding Warp Scheduler Utilization in CUDA: Maximum Concurrent Warps vs Resident Warps
- How do CUDA blocks/warps/threads map onto CUDA cores?
- Are GPU/CUDA cores SIMD ones?
- Do modern nVIDIA GPUs perform sub-warp scheduling of work?
- How do nVIDIA CC 2.1 GPU warp schedulers issue 2 instructions at a time for a warp?
- Why there are two warp schedulers in a SM of GPU?
- CUDA: Avoiding serial execution on branch divergence
- How is a warp formed and handled by the hardware warp scheduler?
- What is the instruction issue time latency of the warp schedulers in CUDA?
- cuda workflow - possible scenario