Melika Z
Reputation: 21
Proteus error:logic race conditions detected during transient analysis
I’m trying to design a simple alu that get two 5-bit number and return the result of adding them or subtract or multiply or divide. With using ICs ,it goes well.However I want to design everything myself. In designing divide I get error : logic race conditions detected during transient analysis
It happens when I tried implementing 4-bit magnitude compartor. This module work properly but in this project came to get error.
I use this module multiple times but just in this part came to get error. Please help me to solve this error!!
Upvotes: 2
Views: 2139
Answers (0)
Related Questions
- Why am I getting this error in proteus: " Invalid opcode 0xFFFF at PC=0x002A"
- error like this divide error - overflow. to manually process this error, change address of INT 0 in interrupt vector table
- A possible cause of Bus Error: Nonexistent physical address
- Verilog Arithmetic and Logic Unit (ALU) Compilation Error
- Segmentation fault : _IO_feof (fp=0x0) at feof.c:35
- Warning (10631): VHDL Process Statement warning: inferring latch(es) for signal or variable
- ALU design error
- What is multiple constant driver error in VHDL
- Quartus II - Verilog Flip Flop ModelSim Error
- Error on real time simulation Quartus II