FBee04
Reputation: 3
VHDL Repeat one number to std_logic_vector
I'm new to VHDL and I'm trying to figure out a better way to accomplish the following. For example, I have one std_logic_vector of 2 bits called x and another std_logic_vector of 5 bits called y. I want to assign the first digit of x, which is x(0) to all 5 bits of y. I thought of doing y(0) <= x(0), y(1) <= x(0)... but it's not very convenient. Thanks for your time.
Upvotes: 0
Views: 352
Answers (1)
Related Questions
- Incrementing a std_logic_vector in VHDL
- VHDL overcome maximum integer limit
- Infinite loop in vhdl
- VHDL Code For Numbers 0000 to 0099 on 7-Segment Display
- Why can't I increment this `std_logic_vector`
- How to modify VHDL counter code and convert vector to integer correctly?
- std_logic_vector to integer conversion vhdl
- How would I create a function to convert from an integer to std_logic vector in VHDL?
- VHDL: Code to put a numeric value in a STD_LOGIC_VECTOR variable
- VHDL - Problem with std_logic_vector