Gokel Thottempudi
Reputation: 93
How to assign the data bus with data more than the width in verilog
I have a data bus of width [127:0] which is 128 bits.
I have data of [4095:0] which is 32769 bits .
I want to send continuously this 4Kb data through data bus.
How can I do this?
Upvotes: -4
Views: 516
Answers (1)
DBB
Reputation: 487
I think you can just split up the data into 128 bits and send it. In case you need to do it ever clock you can always store it into a FIFO take a huge chunk of data. Split and send. Then take another chunk.
Upvotes: -1
Related Questions
- What's the best way to tell if a bus contains a single x in Verilog?
- How to create decimal array parameter with width set by another parameter?
- Verilog parameters with parametric width
- How to define multiple modules sharing same data bus in SystemVerilog
- Verilog: How to assign the output of a module to a bus which have different width
- Re-configurable Memory Instance in verilog with DATA-IN and DATA-OUT are passed as parameter
- How to communicate three (or more) modules in Verilog?
- how to do bit slicing of variable length in verilog
- How to send only sparse memory bits to another module
- how to define N bus with width 32bit