UttamKumar
Reputation: 11
Latency and Initiation interval in HLS
I have a design in SDAccel that shows the latency as 33000 cycles and initiation interval of 8. What does this mean?
Does it mean that the output is ready after 33000 cycles? I checked the actual time it took to output (profile summary report) and it shows 319 ms. (clock is 5ns)
Upvotes: 1
Views: 2012
Answers (1)
code_slack
Reputation: 1
Latency of 33000 cycles and initiation interval of 8 cycles indicate that you have an application with lot of pipeline stages.
Yes, your output will be ready after 33000 cycles. But you can give a new input after 8 clock cycles.
Upvotes: 0
Related Questions
- Vivado routing metrics
- Vivado HLS design to read FIFO
- How do you write a parameterized delay register?
- AXI stream interfaces in Xilinx system generator IP
- how to optimize (reduce) the latency in the verilog HDL code (hardware) generated by the MATLAB HDL CODER add-on from a given Simulink model?
- vhdl delay line implementation attribute
- Vivado HLS 2017.3 csim errors on Ubuntu 17.10
- Detailed timing information of how much latency each sub-component takes (SDAccel & Vivado HLS)
- Inertial delay in Verilog HDL
- Bus timing constraints