How can i solve bugs of my vhdl fifo memory?

Question

I created a fifo memory in vhdl but i have some problems with it. To be more exactly i put 16(capacity of memory) elements in my memory but when i want to read from memory i can just read 14 elements.(My empty signal becomes 1 too early). Here is the code: code