Slacker
Reputation: 23
Can you write in both behavioural and structural verilog in the same module?
I understand the difference between structural and behavioural verilog. I am just wondering if you can use both of them within the same module? Or is it bad practice and suggested to stick to one at a time?
Upvotes: 0
Views: 689
Answers (1)
dave_59
Reputation: 42698
One of the breakthroughs Verilog made in the 1980's was bridging structural and behavioral constructs into a single language. So the direct answer to you question is; yes, it was designed that way. What makes a good practice is a matter of opinion, and that's not a topic for stack exchange.
Upvotes: 1
Related Questions
- Is it okay to use module's output as an input of submodule in Verilog?
- Reuse the same function in 2 Verilog modules
- how to implement verilog code with small modules
- How to wire two modules in Verilog?
- Can gate level verilog and behavioral Verilog be mixed?
- Using Outputs From Two Other Module (Verilog)
- Instantiating multiple modules in Verilog
- Can we have an array of custom modules?
- Output of a module used as input of another in verilog
- How do I instantiate two modules with one module in Verilog?