Reputation: 75
Instructing Vivado HLS directive editor for utilizing custom IPs to implement various functions
The directive editor of Vivado HLS provides different options for "Resource" directive. Is it possible to instruct HLS to use my custom designed IPs for some operations? For example: for implementing multipliers, HLS provides DSP based multipliers. But can I instruct HLS to use my own custom designed multiplier IP for implementing multipliers during synthesis operation?
I think Vivado HLS also supports multiplier implementation without using DSP blocks. But I am looking for using my own custom multiplier IP.
Upvotes: 0
Views: 284
Answers (1)
Reputation: 4820
As far as I know, as of Vivado HLS 2018.2 you cannot integrate custom Verilog IP into a top level HLS design.
A possible workaround would be to add the necessary input/output ports to the top level HLS function and then connect them to the desired IP instance. Of course, doing that for every multiplier might be too cumbersome.
Upvotes: 0
Related Questions
- Vivado HLS design to read FIFO
- AXI stream interfaces in Xilinx system generator IP
- How to use vivado's simulation tool to simulate Vivado's floating point IP core？
- How to drive the DDS Compiler IP core from Xilinx
- Pass parameter during instantiation of ip core in vivado
- Is there a way to pass a design parameter from a custom IP to software
- Can Vivado handle user defined physical types?
- vivado block designer not updating RTL interface in block design after modifying verilog or vhdl RTL files
- Undefined type in block design when using custom IP
- Vivado Sim Error: "root scope declaration is not allowed in verilog 95/2K mode"