CODEWITHSUNDEEP
verilogsynthesis
al01
al01

Reputation: 51

how many flip-flips would this code produce when synthesized?

I'm trying to understand how many flip-flips would this code produce when synthesized?

I've got 2 test cases with non-blocking and blocking assignment code.

Test 1.

wire aclk; 
wire [1:0] a; 
reg [1:0] c; 
reg [1:0] b;

always @(posedge aclk) 
begin 

 b <= a + 1; 
 c = b; 
end

Test 2.

wire aclk; 
wire [1:0] a; 
reg [1:0] c; 
reg [1:0] b;

always @(posedge aclk) 
begin 

 b = a + 1; 
 c <= b; 
end

The Test 1 has 4 FFs and Test 2 has 2 FFs.

I can't understand how does it make a difference I just switching the code.

Thanks for letting me know at all.

Upvotes: 2

Views: 2874

Answers (1)

serpixo
serpixo

Reputation: 310

They are functionally different. Non blocking assignment evaluate the right hand side and then continue to the next statement, storing into the left hand side isn't done until all other statements are evaluated first. Blocking statements evaluate the right hand side and store it into the left hand side immediately.

Test1 is doing this:
evaluate (a+1)
store b into c , BEFORE (a+1) is stored into b!!!
store (a+1) into b

Test2 is doing this:
evaluate (a+1)
store (a+1) into b
store b into c

Like toolic mentioned, you generally used non-blocking statements in sequential logic. Most people also recommend not mixing non-blocking and blocking statements in the same begin-end block.

Upvotes: 5

Related Questions