karthik k
Reputation: 31
How to block readback via JTAG using BSCAN_SPARTAN3A macro?
How to block readback via JTAG using BSCAN_SPARTAN3A macro? I want to block the JTAG port in my board and it will available for PROGRAM/ERASE functions only, and deny for READBACK.
Upvotes: 1
Views: 185
Answers (1)
Morten Zilmer
Reputation: 15924
In Xilinx ISE select the "Design" panel tab, then right click "Generate Programming File", and select "Process Properties". To the left you can select "Readback Options", and then the right pane will shown a "Security" property for control of readback, as shown below.
Upvotes: 3
Related Questions
- How do I read the status register of a Virtex 5 in a JTAG chain?
- Is it possible to switch between single ended and differential IO 'on the fly' (post configuration) in Xilinx Spartan-6 FPGA
- Counter not working in FPGA
- VHDL-2008 continuously force an external name
- Verilog always block with pushbutton activation, FSM
- Changing Counter target according to input
- How do I verify readback data on a Xilinx Virtex 5?
- VHDL Testbench code doesn't work for register
- How to read and write using block ram?
- Unblock synchronous read on boost::asio::serial_port