CODEWITHSUNDEEP
frequencyfpgaphase
kamran zia
kamran zia

Reputation: 1

DDS frequency synthesizer digital phase lock loop

I am working on a project about a frequency-hopping tranceiver. I want to implement a phase lock loop on FPGA i.e. a digital PLL. I am multiplying the incoming signal with a certain frequency and passing it through a LPF. Now I give this low frequency to DDS. I want my DDS to work like a VCO and lock to incoming phase/frequency. How can I do that?

I also need to know that how the phase accumulator in a DDS works: how or what input they are getting to generate corresponding frequency?

Upvotes: 0

Views: 1107

Answers (1)

geschema
geschema

Reputation: 2494

The datasheets of the Xilinx DDS Compiler have some information about the theory of operation. You may want to have a look at them.

Upvotes: 0

Related Questions