StackOverflow Questions for Tag: cpu-cache

ben liu

Reputation: 21

where is directory memory of dir controller of cache coherence protocol stored in real chip?

cachingcpu-architecturecpu-cachegem5mesi

Score: 1

Answers: 0

Tayyar R

Reputation: 685

How to bypass caches on an ARM machine

cmemoryarmcpu-cache

Score: -1

Answers: 1

Naveen Kumar Mishra

Reputation: 351

How to get the size of the CPU cache in Linux

linuxlinux-kernelcentoscpucpu-cache

Score: 18

Answers: 5

greenlagoon

Reputation: 121

How page alignment & page borders affect performance when traversing & reading objects

c++memory-alignmentcpu-cachepagingtlb

Score: 0

Answers: 1

Devashish

Reputation: 161

If cache invalidation happens every time memory mappings change, why not opt for VIVT?

cachingx86cpucpu-architecturecpu-cache

Score: -1

Answers: 1

Love Cute Shiba

Reputation: 101

What's the benefit of bring frequently-accessed array address into cache?

cperformancecachingcpu-cache

Score: 2

Answers: 2

papitas

Reputation: 21

Main memory bandwidth measurement for split cache

memorycpu-architecturecpu-cache

Score: 0

Answers: 0

Timo

Reputation: 881

What's the point of cache clean _and_ invalidate in ARM Cortex processors?

cachingembeddedcpu-cachecortex-m

Score: 2

Answers: 1

Sam Washburn

Reputation: 1827

Are Lisp lists always implemented as linked lists under the hood?

linked-listlispcpu-cache

Score: 10

Answers: 6

ajp

Reputation: 2463

optimal to flush low-contention atomic from caches?

multithreadingcpu-architectureatomiccpu-cachemesi

Score: 3

Answers: 1

janderson

Reputation: 973

Set Associative Cache: Calculate size of tag?

cachingcpu-cache

Score: 12

Answers: 2

ligro

Reputation: 29

Matrix multiply fastest with -O0

c++performanceprofilingcpucpu-cache

Score: 2

Answers: 0

greenlagoon

Reputation: 121

Interpreting part of an array as an object by casting a pointer to an array element

c++undefined-behaviorcpu-cachepointer-conversion

Score: 3

Answers: 2

Manters

Reputation: 55

Does INVLPG instruction or mprotect() affect the CPU cache state while invalidating TLB entries?

assemblyx86cpu-architecturecpu-cachetlb

Score: 3

Answers: 1

Framester

Reputation: 35521

How much of ‘What Every Programmer Should Know About Memory’ is still valid?

optimizationmemoryx86cpu-architecturecpu-cache

Score: 290

Answers: 3

gkernel

Reputation: 167

For Write-Back Cache Policy, why data should first be read from memory, before writing to cache?

cachingcpu-architecturecpu-cache

Score: 6

Answers: 3

Chris Wang

Reputation: 19

With the given information about a direct-mapped cache (including a trace and hit/miss status), how do I find the number of tag bits and offset bits?

cachingcpu-architecturecpu-cache

Score: 1

Answers: 1

boat

Reputation: 13

Programmatically determine L1 icache size, line size?

algorithmcachingcpu-architecturecpu-cache

Score: 0

Answers: 0

Rishi Jain

Reputation: 133

Why am I seeing two L1D cache misses in a multithreaded setup during read-modify-store operations?

c++multithreadingx86perfcpu-cache

Score: 2

Answers: 0

Mat

Reputation: 861

C++ cache-aware programming

c++optimizationcachingcpu-cache

Score: 66

Answers: 10

PreviousPage 1Next

StackOverflow Questions for Tag: cpu-cache

where is directory memory of dir controller of cache coherence protocol stored in real chip?

How to bypass caches on an ARM machine

How to get the size of the CPU cache in Linux

How page alignment &amp; page borders affect performance when traversing &amp; reading objects

If cache invalidation happens every time memory mappings change, why not opt for VIVT?

What&#39;s the benefit of bring frequently-accessed array address into cache?

Main memory bandwidth measurement for split cache

What&#39;s the point of cache clean _and_ invalidate in ARM Cortex processors?

Are Lisp lists always implemented as linked lists under the hood?

optimal to flush low-contention atomic from caches?

Set Associative Cache: Calculate size of tag?

Matrix multiply fastest with -O0

Interpreting part of an array as an object by casting a pointer to an array element

Does INVLPG instruction or mprotect() affect the CPU cache state while invalidating TLB entries?

How much of ‘What Every Programmer Should Know About Memory’ is still valid?

For Write-Back Cache Policy, why data should first be read from memory, before writing to cache?

With the given information about a direct-mapped cache (including a trace and hit/miss status), how do I find the number of tag bits and offset bits?

Programmatically determine L1 icache size, line size?

Why am I seeing two L1D cache misses in a multithreaded setup during read-modify-store operations?

C++ cache-aware programming

How page alignment & page borders affect performance when traversing & reading objects

What's the benefit of bring frequently-accessed array address into cache?

What's the point of cache clean _and_ invalidate in ARM Cortex processors?