CODEWITHSUNDEEP
vhdl
John Roberts
John Roberts

Reputation: 5976

VHDL - Design Library Does Not Contain Unit

I have the following architecture:

architecture datapath of DE2_TOP is
begin
U1: entity work.lab1 port map (
    clock => clock_50,
    key => key,
    hex6 => hex6,
    hex5 => hex5,
    hex4 => hex4
);
end datapath;

I am getting the following error: Error (10481): VHDL Use Clause error at DE2_TOP.vhd(276): design library "work" does not contain primary unit "lab1" on the line: U1: entity work.lab1 port map (. Anyone know what is causing this?

Upvotes: 3

Views: 8432

Answers (1)

Martin Thompson
Martin Thompson

Reputation: 16822

You need to have compiled at least the entityfor lab1 before you compile DE2_TOP

Upvotes: 2

Related Questions