StackOverflow Questions for Tag: instruction-encoding

honestSalami

Reputation: 257

What is the proper octal representation of the encoding of the operand register in intel 8086?

assemblyintelx86-16octalinstruction-encoding

Score: 1

Answers: 1

SmolScorbunny

Reputation: 21

8086 memory to accumulator encoding: why do mov al, [absolute] and mov ah, [absolute] have different sizes?

assemblyx86-16disassemblymachine-codeinstruction-encoding

Score: 1

Answers: 1

CountWobula

Reputation: 23

Why encode RISCV PseudoInstruction LI to four instructions instead of two?

assemblyriscvinstruction-encoding

Score: 2

Answers: 1

narayanpatra

Reputation: 5691

What is iii, rr and mmm?

assemblyx86machine-codeinstruction-encodinghla

Score: 1

Answers: 2

daveW

Reputation: 601

RiscV spec v2.1 Vol 1 User Level ISA duplicate opcodes listing?

assemblyspecificationsriscvopcodeinstruction-encoding

Score: 0

Answers: 1

user153245

Reputation: 287

Understanding the Funct6 field in shift immediate instruction in RISC-V

assemblyriscvmachine-codeinstruction-setinstruction-encoding

Score: 0

Answers: 0

Cerealmarrow100

Reputation: 1

How are x64 instructions decoded and what is the format of the generated uOps?

x86-64cpu-architecturemachine-codeinstruction-encodingmicro-architecture

Score: 0

Answers: 0

Goubermouche

Reputation: 79

Writing an assembler: clean and efficient way to handle x64 REX and VEX encoding?

assemblyx86-64instruction-encoding

Score: 1

Answers: 1

MyNameIsTrez

Reputation: 662

Can NASM be forced to generate mov with offset of 0?

assemblyx86-64nasmmachine-codeinstruction-encoding

Score: 5

Answers: 1

Virtual Wizard

Reputation: 21

what bits in an arm64 instruction is the operation code?

assemblyarm64opcodeinstruction-encoding

Score: 1

Answers: 0

user24684540

Reputation: 33

Why does operand 1 in a modr/m byte change depending on the decoding mode

assemblyx86x86-6464-bitinstruction-encoding

Score: -1

Answers: 1

user379888

Reputation:

How to Calculate Jump Target Address and Branch Target Address?

assemblymipsmachine-codeinstruction-encoding

Score: 37

Answers: 4

user2468852

Reputation: 118

Why does Intel x86 manual use +rd instead of +ro or +rq for 64-bit registers?

assemblyx86x86-64intelinstruction-encoding

Score: 4

Answers: 0

Goubermouche

Reputation: 79

How to get NASM to encode `push` with a sign-extended 16-bit immediate?

assemblyx86-64nasminstruction-encodingimmediate-operand

Score: 3

Answers: 1

ton

Reputation: 4607

ModR/M Historical Notation /0.../7

assemblyx86-64instruction-setinstruction-encoding

Score: 2

Answers: 1

retpoline

Reputation: 21

Trying to understand object code for "MOV AX,BX", am I dumb or is the textbook bad?

assemblyx86cpu-registersemu8086instruction-encoding

Score: 2

Answers: 1

Roi Amiel

Reputation: 365

Why LI becomes LBU opcode after MIPS assembler

assemblymipsgnu-assemblermips32instruction-encoding

Score: 0

Answers: 1

Fsociety

Reputation: 51

Machine code layout in the memory - Intel x86

assemblyx86machine-codehexdumpinstruction-encoding

Score: 2

Answers: 2

NyxCode

Reputation: 738

Encoding "MOV EAX, moffs32" on x86-64

assemblyx86x86-64objdumpinstruction-encoding

Score: 3

Answers: 1

ummmsso

Reputation: 13

In shift left instruction, why is rt used as source register instead of rs?

assemblymipscpu-architecturemachine-codeinstruction-encoding

Score: 1

Answers: 1

PreviousPage 1Next

StackOverflow Questions for Tag: instruction-encoding

What is the proper octal representation of the encoding of the operand register in intel 8086?

8086 memory to accumulator encoding: why do mov al, [absolute] and mov ah, [absolute] have different sizes?

Why encode RISCV PseudoInstruction LI to four instructions instead of two?

What is iii, rr and mmm?

RiscV spec v2.1 Vol 1 User Level ISA duplicate opcodes listing?

Understanding the Funct6 field in shift immediate instruction in RISC-V

How are x64 instructions decoded and what is the format of the generated uOps?

Writing an assembler: clean and efficient way to handle x64 REX and VEX encoding?

Can NASM be forced to generate mov with offset of 0?

what bits in an arm64 instruction is the operation code?

Why does operand 1 in a modr/m byte change depending on the decoding mode

How to Calculate Jump Target Address and Branch Target Address?

Why does Intel x86 manual use +rd instead of +ro or +rq for 64-bit registers?

How to get NASM to encode `push` with a sign-extended 16-bit immediate?

ModR/M Historical Notation /0.../7

Trying to understand object code for &quot;MOV AX,BX&quot;, am I dumb or is the textbook bad?

Why LI becomes LBU opcode after MIPS assembler

Machine code layout in the memory - Intel x86

Encoding &quot;MOV EAX, moffs32&quot; on x86-64

In shift left instruction, why is rt used as source register instead of rs?

Trying to understand object code for "MOV AX,BX", am I dumb or is the textbook bad?

Encoding "MOV EAX, moffs32" on x86-64