StackOverflow Questions for Tag: memory-model

Alexander Spichak

Reputation: 11

What are the sequencing guarantees around relaxed atomic memory accesses within a single thread?

c++multithreadinglanguage-lawyeratomicmemory-model

Score: 1

Answers: 1

konchy

Reputation: 861

Is it safe to read variable modfied before thread creation concurrently?

c++multithreadingmemory-barriersstdthreadmemory-model

Score: 2

Answers: 1

user17295426

Reputation:

Can release+acquire break happens-before?

javac++memory-modeljava-memory-modelhappens-before

Score: 5

Answers: 4

Moshe Levy

Reputation: 182

Does compiler allow to reorder stores before condition?

c++cx86memory-model

Score: 0

Answers: 3

Michael

Reputation: 1397

Atomic pointers in c++ and passing objects between threads

c++multithreadingc++11atomicmemory-model

Score: 15

Answers: 2

WaltK

Reputation: 774

Can the compiler optimize out accesses with memory order relaxed that are not ordered by any memory fence?

c++atomicstdatomicmemory-model

Score: 4

Answers: 1

user12368782

Reputation:

Why do weak memory models exist and how is their instruction order selected?

multithreadingmemoryparallel-processingmemory-model

Score: 7

Answers: 3

zexed640

Reputation: 167

Rust SeqCst ordering

multithreadingrustatomicmemory-model

Score: 2

Answers: 2

xmh0511

Reputation: 7369

Is this assertation in thread3 guaranteed to be true?

c++language-lawyerc++20memory-barriersmemory-model

Score: 0

Answers: 0

Jichao

Reputation: 41845

Demonstrate LoadStore reordering with a load getting a value round-tripped to another thread, in practice with relaxed load/store?

c++x86cpu-architecturememory-barriersmemory-model

Score: 2

Answers: 2

xmh0511

Reputation: 7369

How does seq_cst order formally guarantee the result in an IRIW litmus test?

c++language-lawyerc++20stdatomicmemory-model

Score: 1

Answers: 3

Philippe

Reputation: 442

Using "memory_order::relaxed" or "memory_order::acq_rel" to generate unique IDs?

c++atomicstdatomicmemory-model

Score: 0

Answers: 1

lantalex

Reputation: 33

JMM: show that happens-before relation is stronger that RA causality

concurrencymemory-modeljava-memory-model

Score: 2

Answers: 1

Jeenu

Reputation: 2231

Transitivity of release-acquire

c++memory-barriersstdatomicmemory-model

Score: 10

Answers: 1

Moonchild

Reputation: 560

What are the semantics of store forwarding under the x86 memory model?

concurrencyx86cpu-architecturememory-barriersmemory-model

Score: 1

Answers: 0

TruLa

Reputation: 1147

C++11: the difference between memory_order_relaxed and memory_order_consume

c++c++11memory-modelstdatomic

Score: 29

Answers: 2

ledonter

Reputation: 1719

How exactly is x86 memory model stronger than acquire-release?

x86memory-barriersmemory-model

Score: 4

Answers: 0

Sasha Krassovsky

Reputation: 91

When is ok to break up atomic Read-Modify-Write operations into constituent relaxed operations + barrier?

cmultithreadingc++11atomicmemory-model

Score: 2

Answers: 2

JumpingBeans

Reputation: 83

WeakReference, reachabilityFence, and Java Memory Model

javamemory-modeljava-memory-model

Score: 2

Answers: 1

kingwah001

Reputation: 119

Why is atomic.StoreUint32 preferred over a normal assignment in sync.Once?

goconcurrencyatomicmemory-model

Score: 10

Answers: 4

PreviousPage 4Next

StackOverflow Questions for Tag: memory-model

What are the sequencing guarantees around relaxed atomic memory accesses within a single thread?

Is it safe to read variable modfied before thread creation concurrently?

Can release+acquire break happens-before?

Does compiler allow to reorder stores before condition?

Atomic pointers in c++ and passing objects between threads

Can the compiler optimize out accesses with memory order relaxed that are not ordered by any memory fence?

Why do weak memory models exist and how is their instruction order selected?

Rust SeqCst ordering

Is this assertation in thread3 guaranteed to be true?

Demonstrate LoadStore reordering with a load getting a value round-tripped to another thread, in practice with relaxed load/store?

How does seq_cst order formally guarantee the result in an IRIW litmus test?

Using &quot;memory_order::relaxed&quot; or &quot;memory_order::acq_rel&quot; to generate unique IDs?

JMM: show that happens-before relation is stronger that RA causality

Transitivity of release-acquire

What are the semantics of store forwarding under the x86 memory model?

C++11: the difference between memory_order_relaxed and memory_order_consume

How exactly is x86 memory model stronger than acquire-release?

When is ok to break up atomic Read-Modify-Write operations into constituent relaxed operations + barrier?

WeakReference, reachabilityFence, and Java Memory Model

Why is atomic.StoreUint32 preferred over a normal assignment in sync.Once?

Using "memory_order::relaxed" or "memory_order::acq_rel" to generate unique IDs?