StackOverflow Questions for Tag: verilog

jel88

Reputation: 35

Anonymous struct export to top

structverilogsystem-verilogregister-transfer-level

Score: -1

Answers: 1

apna

Reputation: 11

Issues with FIFO Implementation – Incorrect Data Read & Flag Behavior

verilogsystem-verilogfifotest-bench

Score: 1

Answers: 1

Rader

Reputation: 11

Is Verilog with variable as a bitselect/bitslice synthesizable?

verilogsystem-verilogsynthesis

Score: 1

Answers: 2

Simon

Reputation: 21

How to define an enum type and include it in multiple modules?

verilogsystem-verilog

Score: 1

Answers: 1

artless-noise-bye-due2AI

Reputation: 22450

Verilog parsing between logical and bitwise not (!/~)

verilogsystem-verilog

Score: 1

Answers: 2

Kartikey Pant

Reputation: 1

Verilog clock implementation gone wrong

veriloginfinite-loopclockiverilog

Score: -1

Answers: 2

jel88

Reputation: 35

SystemVerilog intermediate top output signal

verilogsystem-verilogfpgasynthesisasic

Score: 0

Answers: 2

Russ Schultz

Reputation: 2689

Empty statement in verilog that requires a semicolon?

verilog

Score: 0

Answers: 1

Richard Vodden

Reputation: 379

Cannot get yosys to infer BRAM

verilogyosysice40

Score: 0

Answers: 1

enoughisenough

Reputation: 37

What is the difference between begin end and fork join with respect to non-blocking statements?

verilogsystem-verilogfork-joinvlsi

Score: -2

Answers: 3

Anonymous

Reputation: 57

Why the test bench module doesn't work as intended?

verilogsystem-verilogtest-bench

Score: 1

Answers: 1

eddie

Reputation: 11

modelsim (calculator) error loading design

verilogmodelsimtest-bench

Score: 1

Answers: 1

Mojo Jojo

Reputation: 489

Simulation error in modelsim ACTEL6.6d: Illegal output or inout port connection

simulationverilogmodelsim

Score: 1

Answers: 1

Meher81

Reputation: 163

What is the reason for this error in ModelSim for my Verilog code? (string_literal.v(3): near ";": Syntax error.)

verilogmodelsim

Score: 0

Answers: 1

Mery Karapetyan

Reputation: 11

Arithmetic logic unit (ALU) syntax error: token is '['

verilogsystem-verilogsynopsys-vcs

Score: 1

Answers: 2

Sreejin TJ

Reputation: 337

Cadence IUS simulator options

verilogsystem-verilogcadence

Score: 0

Answers: 2

Nuf

Reputation: 21

Program counter syntax error: token is 'initial'

syntax-errorverilogsystem-verilogtest-benchsynopsys-vcs

Score: 1

Answers: 1

raju suraj

Reputation: 1

verilog port mapping syntax error

verilog

Score: -3

Answers: 1

KaBe2003

Reputation: 57

Usage of 'begin/end' in design modules

verilogsystem-verilog

Score: 3

Answers: 2

aaa SA

Reputation: 323

how to use verilog PLI communicate with c by ncverilog compiler

cverilogcommunication

Score: 1

Answers: 1

PreviousPage 2Next

StackOverflow Questions for Tag: verilog

Anonymous struct export to top

Issues with FIFO Implementation – Incorrect Data Read &amp; Flag Behavior

Is Verilog with variable as a bitselect/bitslice synthesizable?

How to define an enum type and include it in multiple modules?

Verilog parsing between logical and bitwise not (!/~)

Verilog clock implementation gone wrong

SystemVerilog intermediate top output signal

Empty statement in verilog that requires a semicolon?

Cannot get yosys to infer BRAM

What is the difference between begin end and fork join with respect to non-blocking statements?

Why the test bench module doesn&#39;t work as intended?

modelsim (calculator) error loading design

Simulation error in modelsim ACTEL6.6d: Illegal output or inout port connection

What is the reason for this error in ModelSim for my Verilog code? (string_literal.v(3): near &quot;;&quot;: Syntax error.)

Arithmetic logic unit (ALU) syntax error: token is &#39;[&#39;

Cadence IUS simulator options

Program counter syntax error: token is &#39;initial&#39;

verilog port mapping syntax error

Usage of &#39;begin/end&#39; in design modules

how to use verilog PLI communicate with c by ncverilog compiler

Issues with FIFO Implementation – Incorrect Data Read & Flag Behavior

Why the test bench module doesn't work as intended?

What is the reason for this error in ModelSim for my Verilog code? (string_literal.v(3): near ";": Syntax error.)

Arithmetic logic unit (ALU) syntax error: token is '['

Program counter syntax error: token is 'initial'

Usage of 'begin/end' in design modules