StackOverflow Questions for Tag: instructions

phuclv

Reputation: 41952

How does the instruction decoder differentiate between EVEX prefix and BOUND opcode in 32-bit mode?

assemblyx86instructionsopcode

Score: 13

Answers: 2

Bil_Bomba

Reputation: 181

What do the abbreviations (Rn, Rd, ...) in the instruction set of ARM mean?

assemblyarminstruction-setinstructionsthumb

Score: 6

Answers: 3

Thomaz Assaf Pougy

Reputation: 1

Trace instructions in QEMU Full System Emulation (RISC-V)

linuxtraceqemuriscvinstructions

Score: 0

Answers: 1

MrUnbelievable92

Reputation: 157

Why are there no NAND, NOR and XNOR instructions in X86?

x86x86-64cpu-architectureinstructionsinstruction-set

Score: 6

Answers: 1

Jacob Miller

Reputation: 37

What is the difference between Processor Status Word (PSW) and Program Status Word (PSW)?

cpu-architecturecpu-registersinstruction-setinstructions

Score: 1

Answers: 1

footy

Reputation: 5931

implications of fetching and decoding two instructions simultaniously

architectureparallel-processingpipelinecpu-architectureinstructions

Score: 0

Answers: 1

Mah35h

Reputation: 1371

What does the endbr64 instruction actually do?

assemblyx86-64intelinstructions

Score: 113

Answers: 2

Steven Lu

Reputation: 43527

I want both implementations of __builtin_popcountll

gccx86clangbit-manipulationinstructions

Score: 5

Answers: 3

Greg Kennedy

Reputation: 644

GCC instruction scheduling: how do the algorithms differ?

gccoptimizationschedulinginstructionscompiler-flags

Score: 1

Answers: 1

Pooria

Reputation: 2055

Access to data, BSS segments will be through using a pointer or by instructions directly addressing?

c++global-variablesinstructions

Score: 1

Answers: 2

19216811

Reputation: 33

Sequence of instructions executed by CPU to retrieve data from NIC

cpuinstructions

Score: 0

Answers: 0

Łukasz Przeniosło

Reputation: 2949

What does this RSB instruction do with an extra LSL #1 operand?

assemblyarmbit-shiftinstructions

Score: 6

Answers: 2

AvinashK

Reputation: 3423

simple pipelining and superscalar architecture

cpu-architectureinstruction-setinstructionspipelining

Score: 0

Answers: 1

Dustin Soodak

Reputation: 583

Do any CPUs have hardware support for bounds checking?

memoryvirtual-machinecpu-architectureinstructionsbounds-checker

Score: 10

Answers: 4

user27532204

Reputation: 21

What does the "i" in COMISS / VUCOMISS stand for?

assemblyx86sseavxinstructions

Score: 2

Answers: 1

MZ97

Reputation: 152

Instruction FYL2XP1

assemblyx86floating-pointinstructionsx87

Score: 4

Answers: 2

Homer512

Reputation: 13438

Does movnt interact with lock-prefixed instructions?

multithreadingx86-64atomicmemory-barriersinstructions

Score: 1

Answers: 0

james lebron

Reputation: 1

About Arudino zero (ARMV6-M) assembly principle

compilationarminstructions

Score: 0

Answers: 0

nick17

Reputation: 23

How to determine default operand size for instruction decoding x86-64

assemblyx86-64cpu-architecturedisassemblyinstructions

Score: 2

Answers: 1

user2710184

Reputation: 347

CPUsim wombat1 Inc2-pc microinstruction

incrementsimulatorinstructionsmachine-instructionwombat-1

Score: 0

Answers: 0

PreviousPage 1Next

StackOverflow Questions for Tag: instructions

How does the instruction decoder differentiate between EVEX prefix and BOUND opcode in 32-bit mode?

What do the abbreviations (Rn, Rd, ...) in the instruction set of ARM mean?

Trace instructions in QEMU Full System Emulation (RISC-V)

Why are there no NAND, NOR and XNOR instructions in X86?

What is the difference between Processor Status Word (PSW) and Program Status Word (PSW)?

implications of fetching and decoding two instructions simultaniously

What does the endbr64 instruction actually do?

I want both implementations of __builtin_popcountll

GCC instruction scheduling: how do the algorithms differ?

Access to data, BSS segments will be through using a pointer or by instructions directly addressing?

Sequence of instructions executed by CPU to retrieve data from NIC

What does this RSB instruction do with an extra LSL #1 operand?

simple pipelining and superscalar architecture

Do any CPUs have hardware support for bounds checking?

What does the &quot;i&quot; in COMISS / VUCOMISS stand for?

Instruction FYL2XP1

Does movnt interact with lock-prefixed instructions?

About Arudino zero (ARMV6-M) assembly principle

How to determine default operand size for instruction decoding x86-64

CPUsim wombat1 Inc2-pc microinstruction

What does the "i" in COMISS / VUCOMISS stand for?